A 128K-bit CCD memory utilizlng a new multi-Ievel storage (MLS) structure has been designed. Uslng 4 leve1s of charge, 2 bits can be stored in one storage cell. This structure makes it possible to achieve high packing density without requiring fine patterning. IYe descrlbe the design of the.lzgK-bit CCD memory,
mainly about the technique of injection and detection of 4 levels of charge. Fig.1 The writing operation to store 2 bits into one storage cell is illustrated in Fig.2 which shows input electrodes, surface potential under the electrod,eS and the timing diagram of internally generated clocks, 01, M, and S. The first signa1 , r'1?' or,0rr, is lnjected into the S input cell at time B (FiS.2) following a low-to-high transition of the clocks. The first signal is sampled when the clock M returns to the low level (tlme C), and during the interval C-F it is stored in the S input cell. The second signal, "1" or 'r0r', is injected into the I input ce1l at time E, which is electrically separated from the S input cell. The second signal is sampled when the clock S1 returns to the low level and the excess charge is swept out to the input node. During the interval F-G,the signal charge packets in the S and I lnput cells are mixed and divided again when the clock M goes low.
The S electrode has twice as large area as the I electrode, so that the charge level stored in the S input eeIl is a combinatlon of the first signal and the second one. As the result, the charge level of the S input cell is one of 1, 2/g, L/3, and o 1n the unit of fulI charge as is risted in Table 1. For read and refresh operations, a high performance cross-coupled sense amplifier is used to detect the charge. The output signal charge which contains 2 bits of data is dumped onto the output node at time A (Fig.2) . The 1evel of this output node is compared twice with the different reference levels each time to detect 2 bits of the stored data successively. The detection of the flrst signal ean be achieved, by comparing the output signal charge wlrth L/2 levet of full charge generated from the dummy register. After the detection of the first sig-nal , the new Ll6 ot 5/6 level is set which is determined by '?o' or "1'{ of the first signal. Using this new level, the second signal can be detected in the same manner as the first one.
The process is an extension of n-channel Si-gate technology. A double level polysilicon gate structure is used withln the ccD array. Memory tjB "ii'---,-
